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Abstract 
In this paper, a novel low power adaptive pulse triggered flip-flop (PTFF) featuring exclusive-or gate based clock 
gating with replica path delay scheme is proposed. Clock gating is a very accepted technique to reduce dynamic 
power of idle clocking subsystems. Incorporating clock gating with PTFF leads to reduction in dynamic power 
consumption and replica path delay pulse generator simplifies design effort and achieves robust timing 
characteristics as compared to the conventional PTFF. The proposed PTFF features best power delay product 
performance. This scheme is implemented using CMOS 90nm BSIM4 technology file in Synopsys HSPICE. 
Simulation results indicate that the proposed design excels conventional designs in performance metrics such as 
average power consumption, minimum D to Q delay, and power-delay-product. The average power consumption of 
the proposed design reduces by 51% as compared to replica-path pulse triggered flip-flop for 100% switching 
activity.  
 
© 2015 The Authors. Published by Elsevier Ltd. 
Peer-review under responsibility of the International Conference on Nanomaterials and Technologies (CNT 2014). 
Keywords:pulse triggered flip-flop; dynamic power; clock gating; power-delay-product 
1. Introduction 
With the vastly growing increase in battery based devices in modern world, power efficiency and power-delay-
product savings become extremely significant issues for designers.  
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Generally, high performance chips have high integrating concentration and high clock tree frequency, which 
leads to power consumption. Therefore, designs that can take less power while holding comparable performance are 
needed (Kang, S. M et al. 2003). 
Power consumption in the CMOS digital circuits can be generally divided into two types of power dissipations: 
(1) Dynamic power, (2) Static power (Kang, S. M et al. 2003). Further dynamic power is sub-divided into two types: 
switching power and short-circuit power. And Static power can also be sub-divided into two types: DC power and 
leakage power.  In this CMOS circuits, the switching power (dynamic) is more dominant. The following equation is 
used to calculate this power , where α is the data switching activity C is the capacitance, f is the 
frequency, and V is the supply voltage. Reduction in the supply voltage results more power saving. Mainly the 
device characteristics effects the Capacitances (Chandrakasan, A et al. 1998). Thus, we attempt to minimize power 
though the perspective of decreasing αand f. 
 
In many VLSI designs, the clock system composed of clock distribution network and flip-flops is one of the most 
power consuming subsystems (Chandrakasan, A. P et al, April, 1992). Decreasing the power consumption is a 
tedious task due to the continuous increase in chip complexity and operating clock frequency (Tiwari, V et al, June, 
1998). As a consequence, various low power design methodologies have been proposed in literature to reduce the 
clocking power dissipation (Jain, S et al, Feb, 2012, Strollo, A.G.M et al, February, 2010, Kim, T. H et al 2007). 
 
Clock gating is one of the most popular techniques for reducing clock power (Q. Wu, et al., Mar 2000). Disabling 
the clock signal by using clock gating technique in inactive portions of the chip is a prominent approach to reduce 
power dissipation. Even though various energy recovery clocking techniques results in enormous reduction in clock 
power, there still remains some power-delay-product loss on the flip-flops themselves due to non-adiabatic switching 
(VishwanathTirumalashetty et al. 2007).  
 
In this paper, we propose a new clock gating scheme by modifying the design of the existing adaptive pulse 
triggered flip-flops to incorporate a power saving feature that eliminates any power-delay-product loss on the 
internal clock and other nodes of the flip flops. Pulse triggered flip-flops have a positive hold time that may be close 
to the clock-to-Q delay (Shien-Chun Luo, October 2013). 
This paper is organized as follows. Section 2 surveys the conventional pulse triggered flip-flops including 
transmission gate pulse triggered flip-flop and replica path pulse triggered flip-flop. Section 3 presents the proposed 
adaptive pulse triggered flip-flop. Section 4 presents the simulation results and discussions. Finally section 5 
concludes this work. 
2. Conventional Pulse Triggered Flip-Flops 
This section reviewed some existed explicit-type PTFF designs namely transmission gate based PTFF and replica 
path PTFF. 
2.1. Transmission Gate Pulse Triggered Flip-Flop 
A transmission gate based PTFF design is shown in Fig.1.It contains an AND-gate based explicit pulse generator. 
The pulse generator creates two pulses φ1 and φ2at every rising edge of the clock. The inverter chain produces a 
phase difference, the overall circuit gives a positive pulse at nodeφ1 and a negative pulse at nodeφ2 at every rising 
edge of clock (Shien-Chun Luo, October 2013). 
 
Different types of the transmission gate based flip-flops are available. For example the feedback transmission gate 
may be eliminated or even PMOS transistors may be removed for transmission gates. However a typical 
transmission gate based latch is considered. Although this structure has high-speed and low power but it is sensitive 
to overlap of the clocks. This flip-flop malfunctions if the clocks overlap for a length of time. 
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Fig. 1 Transmission Gate P-FF 
2.2. Replica Path Pulse Triggered Flip-Flop 
A Replica path based PTFF shown in Fig.2 simplifies the design effort and achieves robust timing characteristics. 
The pulses generated using replica path pulse generator are highly correlated in a wide range of operating voltages. 
Replica path pulse generator copies the part of the flip-flop including the topologies, transistor sizes and threshold 
voltages to achieve timing closure. In replica path PTFF SVT PMOS and LVT NMOS are used to avoid the intrinsic 
mismatches in driving strength (Shien-Chun Luo, October 2013). 
In this PTFF more power is taken by clock signal and the dynamic power consumption is depends on clock 
signal. If the power taken by clock is reduced, the overall power of the system is reduced. To reduce the power of 
the clock, clock gating is adopted. Thus, in this paper a modified clock gated an adaptive pulse triggered flip-flop is 
proposed. 
   a) 
 
   b) 
 
Fig. 2. Replica Path Pulse Triggered Flip-Flop (a) Replica Delay Pulse 
Transition Detector (b) Transmission Gate Pulsed Latch (TGPL) 
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3. Proposed Modified Clock Gated Adaptive PTFF 
The block diagram along with its internal details of the proposed modified clock gated adaptive pulse triggered 
flip-flop is shown in Fig. 3. The block diagram consists of three blocks namely clock gating circuit, replica delay 
pulse transition detector (PTD) and transmission gate pulsed latch. 
 
The clock gating part introduces modified clock gating scheme. This logic is implemented through a C2MOS 
circuits. The operation of gating scheme is as follows: 
 
When CLK = 0, node K is pulled high by PMOS transistor. During sub sequent levels of clock signal two different 
situations arises. 
1. If CLK = 1 and data D is different from output Q, then node K is pulled down. Afterwards, when CLK = 0, a 
positive pulse at node K is produced by PMOS transistor. 
2. If data D and output Q are same and when CLK = 1, then node K is not pulled down and hence no active pulse 
at node G_CLK is produced when CLK goes to 0. For CLK = 1 and data Dis same as output Q, then the gating logic 
is a memory state that is made static by feedbackinverter (A.G.M. Strollo et al 2000). 
 
   Table: 1 Truth table for Modified Clock Gating 
Data(D) Output(Qn) G_CLK Output(Qn+1) 
0 0 0 NO CHANGE 
0 1 0 to 1 CHANGE 
1 0 0 to 1 CHANGE 
1 1 0 NO CHANGE 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3 Generic block diagram of Modified clock gated adaptive pulse triggered flip-flop 
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The next block is replica delay pulse transition detector (PTD). Input to the replica delay pulse transition detector 
(PTD) is G_CLK. This replica delay pulse transition detector generate two pulses φ1 and φ2 at every rising edge of 
clock. Incorporating clock gating with pulse generator eliminates irredundant pulses when input data is remains 
same and also reduces the power consumption of the overall system. 
The proposed latch has the two advantages. First, it is a low power keeper structure and second is low latency 
direct path. A tri-state inverter is connected in the reverse direction of the latch is designed for sub threshold 
robustness considering process variations (Shien-Chun Luo, October 2013). 
4. Simulation Results 
The proposed modified clock gated adaptive pulse triggered flip-flop is compared with the conventional pulse 
triggered flip-flops to obtain their performance metrics. These designs include the two conventional PTFF designs 
TG-PTFF (Shien-Chun Luo et al October 2013) and RP-PTFF (Shien-Chun Luo et al October 2013). The target 
technology is 90nm CMOS process implemented in HSPICE. The operating conditions used in simulation is 
500MHz/1.2V. 
Fig. 4 shows the simulation setup model. Considering the loading effect of the flip-flop to the clock tree and the 
previous stage, the power consumption of the data buffers and clock isalso included. The flip-flop output is loaded 
with a 20 fF capacitor. An extra capacitance of 3 fF is also placed after the clock buffer. 
 
 
 
 
 
 
 
 
 
Fig.4 Simulation Setup Model 
To analyse the performance of the proposed work Fig.5 and Fig.6 shows the simulations wave forms of the 
proposed PTFF against RP-PTFF. Table 2 summarizes some important performance metrics of the PTFF designs. 
These include transistor count, setup time, hold time, minimum D-to-Q delay, average power consumption and 
power-delay-product (PDP). The power saving of the proposed PTFF design against MHLFF, TG-PTFF and RP-
PTFF are 25.36%, 18.80% and 46.40% respectively. The RP-PTFF consumes more power while the proposed 
design consumes less power. The hold time and setup time are computed for the proposed PTFFs as -1.98ns and 
0.338ns respectively with respect to the clock signal. 
 
To get a more realistic performance, the overall power consumption for various input patterns is simulated. 
Consider various data sequences to represent different input switching activities. The sequence 
of…..000100010001….. 25% switching activity, and ….00110011…..represents 50% switching activity, 
and….010101….represent 100% switching activity. Two other sequences …0000….and ….1111….are used to 
represent the switching activity of 0% for all-zeros and all-ones respectively. Average power consumption and 
minimum D-to-Q delay comparisons for 50% switching activity with conventional pulse triggered flip-flop designs 
as shown in Fig. 7 and Fig.8.Table 3 summarizes the various data switching activity comparisons of different PTFFs 
and Fig. 9 represents its graphical representation. 
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Table.2Performance Comparison of Various PTFF Designs 
 
Type of PTFF Design MHLFF TG-PTFF RP-PTFF Proposed PTFF 
Transistor Count 19 28 30 40 
Set up time(ns) 0.059 0.397 0.398 0.338 
Hold time(ns) 0.47 -1.98 -1.98 -1.39 
Minimum D-to-Q Delay(ns) 0.11 0.15 0.10 0.14 
Average Power (50% Activity, μW) 24.49 22.51 34.10 18.28 
Power Delay Product (PDP) (μW*ns) 2.69 3.37 3.41 2.55 
 
Table.3Data Switching Activity Comparison of Various PTFF Designs 
 
Type of PTFF Design MHLFF TG-PTFF RP-PTFF Proposed PTFF 
Average Power (100% Activity, μW) 31.13 24.23 41.30 19.80 
Average Power (50% Activity, μW) 24.49 22.51 34.10 18.28 
Average Power (25% Activity, μW) 20.61 14.30 26.54 12.12 
Average Power (12.5% Activity, μW) 12.97 7.40 16.44 8.25 
Average Power (0% all-one, μW) 14.35 9.72 19.72 10.25 
Average Power (0% all-zero, μW) 4.83 5.85 5.71 3.72 
 
Fig. 5 Simulation results of Conventional PTFF 
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Fig. 6 Simulation results of clock gated PTFF 
 
Fig. 7 Comparison of Average Power   Fig.8 Comparison of D-to-Q delay 
 
Fig.9 Comparison of Data switching activities 
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5. Conclusions 
In this brief, a modified clock gated adaptive pulse triggered flip-flop is proposed. Simulation results and 
comparisons indicate that the proposed P-FF design excels conventional designs in its performance metrics such as 
average power consumption, minimum D-to-Q delay and Power-Delay-Product (PDP).Though the number of 
transistors in the proposed design increases, the power consumption is reduced due to the adoption of modified 
clock gating scheme. The average power consumption of the proposed design reduces by 51% as compared to 
replica-path pulse triggered flip-flop for 100% switching activity. 
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